

Refine Search

Search Results -

| Term | Documents |
|--|-----------|
| (7 AND 20).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD. | 1 |
| (L20 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD. | 1 |

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L23

Refine Search

Recall Text



Clear

Interrupt

Search History

DATE: Friday, March 03, 2006 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

| | | | |
|------------|--|------|------------|
| <u>L23</u> | L20 and l7 | 1 | <u>L23</u> |
| <u>L22</u> | L20 and l6 | 4 | <u>L22</u> |
| <u>L21</u> | L20 and l5 | 9 | <u>L21</u> |
| <u>L20</u> | l4 and (indices or index\$5 or number\$4) | 30 | <u>L20</u> |
| <u>L19</u> | l3 and (indices or index\$5 or number\$4) and l7 | 5 | <u>L19</u> |
| <u>L18</u> | l3 and (indices or index\$5 or number\$4) and l6 | 17 | <u>L18</u> |
| <u>L17</u> | l3 and (indices or index\$5 or number\$4) and l5 | 57 | <u>L17</u> |
| <u>L16</u> | l3 and (indices or index\$5 or number\$4) | 1191 | <u>L16</u> |
| <u>L15</u> | l3 and index\$5 | 806 | <u>L15</u> |
| <u>L14</u> | l4 and l7 | 1 | <u>L14</u> |
| <u>L13</u> | l4 and l6 | 4 | <u>L13</u> |
| <u>L12</u> | l4 and l5 | 9 | <u>L12</u> |
| <u>L11</u> | L8 and l7 | 5 | <u>L11</u> |

| | | | |
|---|---|-------|------------|
| <u>L10</u> | L8 and l6 | 17 | <u>L10</u> |
| <u>L9</u> | L8 and l5 | 52 | <u>L9</u> |
| <u>L8</u> | l3 and load and store | 657 | <u>L8</u> |
| <i>DB=PGPB,USPT; PLUR=YES; OP=OR</i> | | | |
| <u>L7</u> | (712/217)[CCLS] | 520 | <u>L7</u> |
| <u>L6</u> | (712/216-219)[CCLS] | 1427 | <u>L6</u> |
| <u>L5</u> | (712/2-300)![CCLS] | 11905 | <u>L5</u> |
| <i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i> | | | |
| <u>L4</u> | L3 and scoreboard\$3 | 30 | <u>L4</u> |
| <u>L3</u> | L2 and (exclusive\$4 or unique\$6) near6 (id\$1 or identif\$7) | 1195 | <u>L3</u> |
| <u>L2</u> | (table or scoreboard\$3) near25 entr\$4 near25 (valid\$7 or invalid\$7) | 3364 | <u>L2</u> |
| <u>L1</u> | scoreboard\$3 near15 entr\$4 near25 (valid\$7 or invalid\$7) | 32 | <u>L1</u> |

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

AbstractPlus

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)[View Search Results](#) [e-mail](#)

Access this document

 Full Text: [PDE](#) (120 KB)

Download this citation

Choose [Citation & Abstract](#)Download [ASCII Text](#)[» Learn More](#)[Rights and Permissions](#)[» Learn More](#)

Issue logic for a 600-MHz out-of-order execution microprocessor

[Farrell J.A.](#) [Fischer T.C.](#)

Digital Equipment Corp., Hudson, MA, USA;

This paper appears in: [Solid-State Circuits, IEEE Journal of](#)

Publication Date: May 1998

Volume: 33, Issue: 5

On page(s): 707 - 712

Meeting Date: 06/13/1997 - 06/15/1997

Location: Kyoto

ISSN: 0018-9200

CODEN: IJSCBC

INSPEC Accession Number: 5915392

Digital Object Identifier: 10.1109/4.668985

Posted online: 2002-08-06 21:40:13.0

Abstract

The logic and circuits are presented for a 20-entry instruction queue which **scoreboards** 80 registers and issues four in a 600-MHz microprocessor. The request logic and arbiter circuits that control integer execution are described in addition; compaction scheme that maintains temporal order in the queue. The issue logic data path is implemented in 141000 transistors in a 0.35- μm CMOS process

Index Terms

Indexing

Controlled Indexing

[CMOS digital integrated circuits](#) [microprocessor chips](#)

Non-controlled Indexing

[0.35 micron](#) [600 MHz](#) [CMOS process](#) [arbiter circuits](#) [compaction scheme](#) [instruction queue](#) [integer execution](#) [issue logic](#) [logic data path](#) [out-of-order execution microprocessor](#) [request logic](#) [temporal order](#)

Author Keywords

Not Available

References

- 1 B. Gieseke, et al., "A 600 MHz superscalar RISC microprocessor with out-of-order execution," *ISSCC Dig. Tech. P.* Feb. 1997.
[Abstract](#) | Full Text: [PDE](#) (728KB)
- 2 N. B. Gaddis, J. R. Butler, A. Kumar, and W. J. Queen, "A 56-entry instruction reorder buffer," *ISSCC Dig. Tech. P.* Feb. 1996.
[Abstract](#) | Full Text: [PDE](#) (1068KB)
- 3 T. Fischer and D. Leibholz, "Design tradeoffs in stall control circuits for 600 MHz instruction queues," *ISSCC Dig. T.* 1998.
[Abstract](#) | Full Text: [PDE](#) (1280KB)

Citing Documents

- 1 Inherently lower-power high-performance superscalar architectures, Zyuban, V.V.; Kogge, P.M.
Computers, IEEE Transactions on
On page(s): 268-285, Volume: 50, Issue: 3, Mar 2001
[Abstract](#) | Full Text: [PDE](#) (1616)